Resumen
Equivalent oxide thickness (EOT) of gate stack has not scaled over past several technology nodes. For 3nm and beyond logic nodes it is imperative to resume EOT scaling to meet the high performance, low-gate leakage (IGate) and improved reliability requirements of advanced CMOS. In this work, we demonstrate a novel strategy to reduce the EOT of high-K HfO2 gate-stacks, by enhancing the dielectric constant (κ) through optimum Zirconium (Zr) doping Hf: Zr ratio of 3:7. Through comprehensive theoretical modeling and experimental characterization, we show: 1) Higher-κ response in scaled Zr-doped (70%) HfO2 (HZO) gate-stack, due to strong inter-domain electrostatic interactions; 2) a 22% EOT reduction in HZO FET over control HfO2 without any mobility degradation, resulting in 20% and 18% boost in drive-current (ID,SAT) and transconductance (gm) respectively; 3) improved device reliability such as positive bias temperature instability (PBTI) resulting in ~60mV higher VMAX gain and 4) consistent enhancement in gm arising from thinner EOT that persists in the gigahertz frequency domain.
Idioma original | Inglés |
---|---|
Título de la publicación alojada | 2021 Symposium on VLSI Technology, VLSI Technology 2021 |
Editorial | Institute of Electrical and Electronics Engineers Inc. |
ISBN (versión digital) | 9784863487802 |
Estado | Publicada - 2021 |
Publicado de forma externa | Sí |
Evento | 41st Symposium on VLSI Technology, VLSI Technology 2021 - Virtual, Online, Japón Duración: 13 jun. 2021 → 19 jun. 2021 |
Serie de la publicación
Nombre | Digest of Technical Papers - Symposium on VLSI Technology |
---|---|
Volumen | 2021-June |
ISSN (versión impresa) | 0743-1562 |
Conferencia
Conferencia | 41st Symposium on VLSI Technology, VLSI Technology 2021 |
---|---|
País/Territorio | Japón |
Ciudad | Virtual, Online |
Período | 13/06/21 → 19/06/21 |
Nota bibliográfica
Publisher Copyright:© 2021 JSAP